 |
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
| Datasheet File OCR Text: |
| C8051F045 25 MIPS, 64 kB Flash, 10-Bit ADC, 64-Pin Mixed-Signal MCU Analog Peripherals 10-Bit ADC Memory - 1 LSB INL; guaranteed monotonic Programmable throughput up to 100 ksps 13 external inputs; programmable as single-ended or differential Programmable amplifier gain: 16, 8, 4, 2, 1, 0.5 Data-dependent windowed interrupt generator Built-in temperature sensor (3 C) 60 V common mode input range Offset adjust from -60 to +60 V 16 gain settings from 0.05 to 16 - 4352 bytes data RAM 64 kB Flash; in-system programmable in 512-byte sectors (512 bytes are reserved) External parallel data memory interface 32 message objects "Mailbox" implementation only interrupts CPU when needed 32 port I/O; all are 5 V tolerant Hardware SMBusTM (I2CTM compatible), SPITM, and two UART serial ports available concurrently Programmable 16-bit counter array with 6 capture/compare modules 5 general-purpose 16-bit counter/timers Dedicated watchdog timer; bidirectional reset Real-time clock mode using timer 3 or PCA Internal programmable 2% oscillator: up to 25 MHz External oscillator: Crystal, RC, C, or Clock Typical operating current: 10 mA at 25 MHz Multiple power saving sleep and shutdown mode CAN Bus 2.0B Digital Peripherals High-Voltage Differential Amplifier Three Comparators Internal Voltage Reference Precision VDD Monitor/Brown-out Detector On-Chip JTAG Debug & Boundary Scan - On-chip debug circuitry facilitates full speed, non-intrusive in-system debug (no emulator required) Provides breakpoints, single stepping, watchpoints, stack monitor, program trace memory Inspect/modify memory and registers Superior performance to emulation systems using ICE-chips, target pods, and sockets IEEE1149.1 compliant boundary scan Pipelined instruction architecture; executes 70% of instructions in 1 or 2 system clocks Up to 25 MIPS throughput with 25 MHz system clock Expanded interrupt handler Clock Sources Supply Voltage: 2.7 to 3.6 V 64-Pin TQFP Temperature Range: -40 to +85 C High-Speed 8051 C Core VDD VDD VDD DGND DGND DGND AV+ AV+ AGND AGND TCK TMS TDI TDO RST Digital Power Analog Power JTAG Logic Boundary Scan Debug HW Reset 8 0 5 1 C o r e UART0 UART1 P0 Drv P0.0 P0.7 SFR Bus SMBus SPI Bus PCA Timers 0,1,2,3,4 64 kB FLASH 32x136 CANRAM 256 byte RAM 4 kB XRAM MONEN VDD Monitor External Oscillator Circuit VREF Port 0,1,2,3 &4 Latches C R O S S B A R P1 Drv P1.0 P1.7 P2 Drv P2.0/CPx P2.7/CPx P3 Drv P3.0/AINAMUX0 P3.7/AINAMUX7 CANTX CANRX WDT XTAL1 XTAL2 VREF CAN 2.0B System Clock Internal 2% Oscillator CP0 CP1 CP2 + + + - P2.0 P2.1 P2.2 P2.3 P2.4 P2.5 VREFA AIN0.0 AIN0.1 AIN0.2 AIN0.3 A M U X Prog Gain ADC 100 ksps (10-Bit) Port 4 External Data Memory Bus Bus Control Address [15:0] P4 DRV Ctrl Latch P5 Latch Addr [7:0] P6 Latch Addr [15:8] P7 Latch P5 DRV P6 DRV P7 DRV TEMP SENSOR HVAIN+ HVAMP A M U X 8:2 Data [7:0] HVAINHVREF HVCAP Data Latch CAN 2.0B Copyright (c) 2004 by Silicon Laboratories 10.11.2004 C8051F045 25 MIPS, 64 kB Flash, 10-Bit ADC, 64-Pin Mixed-Signal MCU Selected Electrical Specifications (TA = -40 to +85 C, VDD = 2.7 V unless otherwise specified) Parameter Global Characteristics Supply Voltage Supply Current with CPU active Supply Current (shutdown) Clock Frequency Range A/D Converter Resolution Integral Nonlinearity Differential Nonlinearity Signal-to-Noise Plus Distortion Throughput Rate Input Voltage Range Comparators Supply Current Response Time (each Comparator) (CP+ - CP-) = 100 mV -- -- 1.5 4 -- -- A s Guaranteed Monotonic 59 -- 0 -- -- -- -- -- 10 -- -- 1 1 -- 100 VREF bits LSB LSB dB ksps V Clock = 25 MHz Clock = 1 MHz Clock = 32 kHz; VDD Monitor Enabled Oscillator off; VDD Monitor Disabled 2.7 -- -- 10 0.5 20 0.1 -- 3.6 -- V mA mA A A MHz Conditions Min Typ Max Units -- DC -- 25 Package Information D D1 C8051F040DK Development Kit MIN NOM MAX (mm) (mm) (mm) A - - 1.20 0.15 1.05 A1 0.05 E1 E A2 0.95 b 0.17 0.22 0.27 12.00 10.00 0.50 12.00 10.00 - 64 PIN 1 DESIGNATOR 1 A2 e A b A1 D D1 e E E1 CAN 2.0B Copyright (c) 2004 by Silicon Laboratories 10.11.2004 Silicon Laboratories and Silicon Labs are trademarks of Silicon Laboratories Inc. Other products or brandnames mentioned herein are trademarks or registered trademarks of their respective holders |
Price & Availability of C8051F045
 |
|
|
|
|
All Rights Reserved © IC-ON-LINE 2003 - 2022 |
| [Add Bookmark] [Contact Us] [Link exchange] [Privacy policy] |
|
Mirror Sites : [www.datasheet.hk]
[www.maxim4u.com] [www.ic-on-line.cn]
[www.ic-on-line.com] [www.ic-on-line.net]
[www.alldatasheet.com.cn]
[www.gdcy.com]
[www.gdcy.net] |